AMENDMENTS TO THE CLAIMS

The following listing of claims will replace all prior versions and listings of claims in the application.

LISTING OF CLAIMS

1. (Previously Presented) A comparator comprising:

a first input transistor with a first terminal, a second terminal and a gate terminal, wherein the gate terminal is in communication with a first input and the first terminal of the first input transistor is in communication with a first reference voltage via a first electrical path, the first electrical path including a first current source and a resistor to generate a hysteresis offset;

a second input transistor with a first terminal, a second terminal and a gate terminal, wherein the gate terminal is in communication with a second input and the first terminal of the second input transistor is in communication with the first reference voltage via a second electrical path;

a third transistor having a first terminal, a second terminal and a gate terminal, wherein the gate terminal communicates with said second terminal of said first input transistor;

a capacitor that communicates with said gate of said third transistor; and

an output setting toward the first reference voltage when a first signal at the first input exceeds the hysteresis offset or a second reference voltage when the first signal at the first input does not exceed the hysteresis offset.

- 2. (Previously Presented) A comparator as in claim 1, wherein the hysteresis offset is controllable.
- 3. (Previously Presented) A comparator as in claim 2, wherein the amount of current generated by the current source is controllable, thereby affecting the hysteresis offset.
 - 4. (Cancelled).
- 5. (Previously Presented) A comparator as in claim 1, wherein the first terminal of the third transistor is in communication with the first reference voltage via a third electrical path, the third electrical path including a current source.
- 6. (Original) A comparator as in claim 5, wherein the output of the comparator is located along the third electrical path between the first terminal of the third transistor and the current source.
 - 7. (Cancelled).
- 8. (Previously Presented) A comparator as in claim 1 further comprising a switch that communicates with the capacitor.
 - 9. (Cancelled).

a first programmable circuit operable to selectively provide a hysteresis offset in response to a first programmable control signal;

a comparator circuit, responsive to the first programmable circuit, to receive a first and a second signals and compare the first signal and the second signal with applying the hysteresis offset to the second signal, wherein the comparator circuit provides a digital output signal in response to result of comparison; and

a second programmable circuit in communication with the comparator circuit and operable to selectively provide a hysteresis delay in response to a second programmable control signal, wherein the comparator circuit compares the first signal and the second signal with applying the hysteresis delay, wherein the hysteresis delay and the hysteresis offset are independent of the digital output signal.

- 11. (Previously Presented) The device of claim 10, wherein the device is programmable by a user for boundary-scan testing.
- 12. (Previously Presented) The device of claim 10, wherein the first and second input signals are mixed signals.

- 13. (Previously Presented) The device of claim 10, wherein the first programmable circuit includes a programmable impedance element for selectively setting the hysteresis offset in response to the first programmable control signal.
- 14. (Previously Presented) The device of claim 10, wherein the first programmable circuit includes a programmable current source for selectively setting minimal voltage for input signals in response to the first programmable control signal.
- 15. (Original) The device of claim 14, wherein the programmable current source includes a plurality of selectable current sources.
- 16. (Original) The device of claim 10, wherein the second programmable circuit includes programmable capacitance element, wherein the programmable capacitance element selectively sets hysteresis delay for input signals.
- 17. (Currently Amended) The device of claim 16, wherein the programmable capacitance element includes a plurality of selectable capacitors and switchers, wherein the switchers is are operable to receive the second programmable control signals.

a first programmable circuit operable to selectively provide a hysteresis offset in response to a first programmable control signal;

a comparator circuit, responsive to the first programmable circuit, to receive a first and a second signals and compare the first signal and the second signal with applying the hysteresis offset to the second signal, wherein the comparator circuit provides a digital output signal in response to result of the comparison, wherein the hysteresis offset is independent of the digital output signal; and

a second programmable circuit in communication with the comparator circuit and operable to selectively provide control of magnitude of the digital output signal.

19. (Currently	y Amended) The de	vice of claim 1	8, A device co	mprising:
a first p	rogrammable circu	uit operable to	o selectively	provide a
hysteresis offset in res	ponse to a first proc	grammable con	ntrol signal;	
a compa	rator circuit, respon	sive to the first	programmable	e circuit, to
receive a first and a se	econd signals and o	compare the fir	st signal and t	he second
signal with applying t	he hysteresis offs	et to the seco	ond signal, w	herein the
comparator circuit pro	vides a digital out	out signal in re	esponse to re	sult of the
comparison; and				
a secon	d programmable	circuit in co	ommunication	with the
comparator circuit and	operable to selectiv	vely provide co	entrol of magnit	tude of the

digital output signal, wherein the second programmable circuit further includes a plurality of selectable current sources.

20. (Currently Amended) A device comprising:

a first programmable circuit operable to selectively provide a hysteresis offset in response to a first programmable control signal;

a comparator circuit, responsive to the first programmable circuit, to receive a first and a second signals and compare the first signal and the second signal with applying the hysteresis offset to the second signal, wherein the comparator circuit provides a digital output signal in response to result of comparison, wherein the hysteresis offset is independent of the digital output signal; and

a second programmable circuit in communication with the first programmable circuit and operable to program an output current source for facilitating the digital output signal.

21. (Cancelled).

means for selectively providing a hysteresis offset in response to a first programmable control signal;

means for receiving a first and a second signals;

means for comparing the first signal and the second signal with applying the hysteresis offset to the second signal, wherein the means for comparing further includes means for providing a digital output signal in response to result of comparison; and

means for selectively providing a hysteresis delay in response to a second programmable control signal, wherein the means for comparing further includes means for comparing the first signal and the second signal with applying the hysteresis delay the second signal, wherein the hysteresis delay and the hysteresis offset are independent of the digital output signal.

- 23. (Previously Presented) The device of claim 22, wherein the device includes means for receiving programmable information from a user for boundary-scan testing.
- 24. (Previously Presented) The device of claim 22, wherein the means for receiving a first and a second signals further includes means for receiving mixed signals.

- 25. (Previously Presented) The device of claim 22, wherein the means for selectively providing a hysteresis offset further includes means for selecting an impedance in response to the first programmable control signal.
- 26. (Previously Presented) The device of claim 22, wherein the means for selectively providing a hysteresis offset further includes means for selectively providing a programmable current source for setting minimal voltage for input signals in response to the first programmable control signal.
- 27. (Original) The device of claim 26, wherein the means for providing a programmable current source includes means for providing a plurality of selectable current sources.
- 28. (Original) The device of claim 22, wherein the means for selectively providing a hysteresis delay further includes means for selectively setting capacitance in response to the second programmable control signal.
- 29. (Original) The device of claim 28, wherein the means for selectively setting capacitance further includes means for activating one capacitor or a combination of a plurality of selectable capacitors.

means for selectively providing a hysteresis offset in response to a first programmable control signal;

means for receiving a first and a second signals;

means for comparing the first signal and the second signal with applying the hysteresis offset to the second signal, wherein the means for comparing further includes means for providing a digital output signal in response to result of comparison, wherein the hysteresis offset is independent of the digital output signal; and

means for selectively providing control to magnitude of the digital output signal.

	31.	(Currently	Amended)	The devic	e of claim 30	Э , А_	<u>device</u>
comprising:							
	mean	s for selecti	vely providi	ng a hystere	esis offset in re	spons	se to a
first program	mable	control sign	<u>al;</u>				
	mean	s for receivi	ng a first an	d a second	signals;		
	mean	s for comp	aring the fir	st signal a	nd the second	l signa	al with
applying the	hyste	eresis offse	t to the se	cond signa	l, wherein the	<u>mea</u>	ns for
comparing fu	<u>ırther i</u>	ncludes mea	ans for provi	ding a digita	al output signal	in res	ponse
to result of c	ompari	son; and					
	mean	s for select	ively providi	ng control	to magnitude o	of the	digital
output signa	<u>,</u> wher	ein the mea	ns for select	ively provid	ing control to r	nagnit	ude of

the digital output signal includes means for selecting one current source or a combination of a plurality of selectable current sources.

32. (Currently Amended) A device comprising:

means for selectively providing a hysteresis offset in response to a first programmable control signal;

means for receiving a first and a second signals;

means for comparing the first signal and the second signal with applying the hysteresis offset to the second signal, wherein the means for comparing further includes means for providing a digital output signal in response to result of comparison, wherein the hysteresis offset is independent of the digital output signal; and

means for programming an output current source for facilitating the digital output signal.

33. (Cancelled).

- 34. (Currently Amended) A method for operating a comparator comprising:
 - a) receiving first programmable control information;
- b) setting a hysteresis offset in response to the first programmable control information;
 - c) receiving a first and a second input signals;
 - d) offsetting the second input signal with the hysteresis offset;
 - e) comparing the first input signal with the signal in step (d);
 - f) receiving second programmable control information;
- g) setting a hysteresis delay in response to the second programmable control information;
- h) adjusting the second input signal in response to the hysteresis delay; and
- i) comparing the first input signal with the adjusted second input signal, wherein the hysteresis delay and the hysteresis offset are independent of an output of step (e).
- 35. (Previously Presented) The method of claim 34, wherein the method includes receiving first programmable control information from a user.
- 36. (Previously Presented) The method of claim 34, wherein receiving a first and a second input signals further includes receiving mixed signals.

- 37. (Previously Presented) The method of claim 34, wherein setting a hysteresis offset further includes selecting an impedance in response to the first programmable control information.
- 38. (Previously Presented) The method of claim 34, wherein setting a hysteresis offset further includes providing a programmable current source for selectively setting minimal voltage for input signals in response to the first programmable control information.
- 39. (Original) The method of claim 38, wherein the a programmable current source includes providing a plurality of selectable current sources.
- 40. (Previously Presented) The method of claim 34, wherein setting a hysteresis delay further includes selectively setting capacitance in response to the second programmable control information.
- 41. (Original) The method of claim 40, wherein the selectively setting capacitance further includes activating one capacitor or a combination of a plurality of selectable capacitors.

42.	(Curre	ently	Amen	ded)	Α	method	for	operat	ing	a (compa	arator
comprising:												
	a)	rece	iving fi	rst pro	ogran	mmable	contr	ol inforr	natic	n;		
	b)	settir	ng a	hyst	eres	is offs	et in	respo	onse	to	the	first
programmab	le cont	trol inf	ormati	on;								
	c)	recei	iving a	first a	and a	a secono	d inpu	t signal	s;			
	d)	offse	etting th	ne sec	cond	input si	gnal v	with the	hyst	eres	sis offs	set;
	e)	com	paring	the fi	irst i	nput siç	gnal v	vith the	sigr	nal i	n step	o (d),
wherein the h	nystere	esis of	fset is	indep	ende	ent of a	result	of the o	comp	arir	ıg; and	d
	f)	seled	ctively	provi	iding	contro	ol to	magnit	ude	of	the c	digital
output signal	•											
	43.	(Curi	rently i	Amen	ded)	The m	ethod	of clair	n 42	<u>, A</u>	metho	od for
operating a c	ompar	ator c	ompris	sing:								
	<u>a)</u>	recei	iving fi	rst pro	grar	<u>nmable</u>	contr	ol inforn	natio	<u>n;</u>		
-	b)	settir	ng a	hyste	eres	is offse	et in	respo	nse	to	the	first
programmab	le cont	rol inf	ormati	on;								
	c)	recei	iving a	first a	ınd a	secono	d inpu	t signals	<u>s;</u>			
	d)	offse	tting th	ne sec	ond	input si	gnal v	vith the	hyst	eres	sis offs	set;
	e)	com	oaring	the fi	rst i	nput sig	nal v	vith the	sign	nal i	n step	o (d);
<u>and</u>												
	f)	selec	ctively	provi	ding	contro	ıl to	magnitu	ude	of	the d	<u>ligital</u>

output signal includes selecting one current source or a combination of a plurality of selectable current sources.

- 44. (Currently Amended) A method for a comparator comprising:
 - a) receiving first programmable control information;
- b) setting a hysteresis offset in response to the first programmable control information;
 - c) receiving a first and a second input signals;
 - d) offsetting the second input signal with the hysteresis offset;
- e) comparing the first input signal with the signal in step (d), wherein the hysteresis offset is independent of a result of the comparing; and
- f) programming an output current source for facilitating the digital output signal.
 - 45. (Cancelled).

- 46. (Currently Amended) A programmable comparator comprising:
- a first programmable circuit operable to selectively provide a hysteresis delay in response to a first programmable control signal;

a comparator circuit, responsive to the first programmable circuit, to receive a first and a second input signals in response to the hysteresis delay and provide a digital output signal in response to result of comparison between the first and second input signals; and

a second programmable circuit in communication with the comparator circuit and operable to selectively provide a hysteresis offset in response to a second programmable control signal, wherein the comparator circuit receives the first input signal and the second input signal in response to the hysteresis offset, wherein the hysteresis delay and the hysteresis offset are independent of the digital output signal.

- 47. (Previously Presented) The programmable comparator of claim 46, wherein the programmable comparator is programmable by a user.
- 48. (Previously Presented) The programmable comparator of claim 46, wherein the first and second input signals are mixed signals.

- 49. (Previously Presented) The programmable comparator of claim 46, wherein the second programmable circuit includes a programmable impedance element for selectively setting the hysteresis offset in response to the second programmable control signal.
- 50. (Original) The programmable comparator of claim 46, wherein the second programmable circuit includes a programmable current source for selectively setting minimal voltage for input signals in response to a first programmable circuit control signal.
- 51. (Original) The programmable of claim 50, wherein the programmable current source includes a plurality of selectable current sources.
- 52. (Previously Presented) The programmable comparator of claim 46, wherein the first programmable circuit includes programmable capacitance element, wherein the programmable capacitance element selectively sets the hysteresis delay for input signals based on said first programmable control signal.
- 53. (Previously Presented) The programmable comparator of claim 52, wherein the programmable capacitance element includes a plurality of selectable capacitors and switchers, wherein the switchers is operable to receive said first programmable control signal.

54. (Currently Amended) The programmable comparator or dain 40
further comprising A programmable comparator comprising:
a first programmable circuit operable to selectively provide a
hysteresis delay in response to a first programmable control signal;
a comparator circuit, responsive to the first programmable circuit, to
receive a first and a second input signals in response to the hysteresis delay and
provide a digital output signal in response to result of the comparison between
the first and second input signals;
a second programmable circuit in communication with the
comparator circuit and operable to selectively provide a hysteresis offset in
response to a second programmable control signal, wherein the comparator
circuit receives the first input signal and the second input signal in response to
the hysteresis offset; and
a third programmable circuit in communication with the comparator
circuit and operable to selectively provide control to magnitude of the digital
output signal.

55. (Original) The programmable comparator of claim 54, wherein the

third programmable circuit further includes a plurality of selectable current

sources.

56. (Currently Amended) The programmable comparator of claim 46
further comprising A programmable comparator comprising:
a first programmable circuit operable to selectively provide a
hysteresis delay in response to a first programmable control signal;
a comparator circuit, responsive to the first programmable circuit, to
receive a first and a second input signals in response to the hysteresis delay and
provide a digital output signal in response to result of the comparison between
the first and second input signals;
a second programmable circuit in communication with the
comparator circuit and operable to selectively provide a hysteresis offset in
response to a second programmable control signal, wherein the comparator
circuit receives the first input signal and the second input signal in response to
the hysteresis offset; and
a third programmable circuit in communication with the comparator
circuit and operable to programming an output transistor for facilitating the digital
output signal.

57. (Cancelled).

58. (Currently Amended) A programmable apparatus comprising:

means for selectively providing a hysteresis delay in response to a first programmable control signal;

means for receiving a first and a second input signals in response to the hysteresis delay;

means for comparing the first and second input signals and providing a digital output signal in response to result of comparison between the first and second input signals; and

means for selectively providing a hysteresis offset in response to a second programmable control signal, wherein the means for receiving a first and a second input signals further includes means for receiving the first input signal and the second input signal in response to the hysteresis offset, wherein the hysteresis delay and the hysteresis offset are independent of the digital output signal.

- 59. (Original) The programmable apparatus of claim 58 further includes means for receiving the first and second programmable control signals from a user.
- 60. (Previously Presented) The programmable apparatus of claim 58, wherein the means for receiving a first and a second input signals further includes means for receiving mixed signals.

- 61. (Previously Presented) The programmable apparatus of claim 58, wherein means for selectively providing a hysteresis offset includes means for selectively setting the hysteresis offset in response to the second programmable control signal.
- 62. (Currently Amended) The programmable apparatus of claim 58, wherein means for selectively providing a hysteresis offset further includes means for selectively setting minimal voltage for input signals in response to the first second programmable control signal.
- 63. (Original) The programmable apparatus of claim 62, wherein means for selectively setting minimal voltage for input signals further includes means for providing a plurality of selectable current sources.
- 64. (Previously Presented) The programmable apparatus of claim 58, wherein means for selectively providing a hysteresis delay includes means for selectively setting capacitance in response to the first programmable control signal.
- 65. (Original) The programmable apparatus of claim 64, wherein means for selectively setting capacitance includes means for selecting one capacitor or a combination of a plurality of selectable capacitors.

66. (Currently Amended) The programmable apparatus of claim t
further comprising A programmable apparatus comprising:
means for selectively providing a hysteresis delay in response to
first programmable control signal;
means for receiving a first and a second input signals in respons
to the hysteresis delay;
means for comparing the first and second input signals ar
providing a digital output signal in response to result of comparison between the
first and second input signals;
means for selectively providing a hysteresis offset in response to
second programmable control signal, wherein the means for receiving a first ar
a second input signals further includes means for receiving the first input sign
and the second input signal in response to the hysteresis offset; and
means for selectively providing control to magnitude of the digit
output signal.

67. (Original) The programmable apparatus of claim 66, wherein means for selectively providing control to magnitude of the digital output signal further includes means for selecting one current source or a combination of a plurality of selectable current sources.

68.	(Currently Amended) The programmable apparatus of claim 58
further compri	ising_ A programmable apparatus comprising:
	means for selectively providing a hysteresis delay in response to a
first programn	nable control signal;
	means for receiving a first and a second input signals in response
to the hystere	sis delay;
	means for comparing the first and second input signals and
providing a di	gital output signal in response to result of comparison between the
first and seco	nd input signals;
1	means for selectively providing a hysteresis offset in response to a
second progra	ammable control signal, wherein the means for receiving a first and
a second inpu	ut signals further includes means for receiving the first input signal
and the secon	nd input signal in response to the hysteresis offset; and
	means for programming an output current source for facilitating the
digital output s	signal.
69. ((Cancelled).
70. ((Currently Amended) A method for comparing input signals
comprising:	
	a) providing a hysteresis delay in response to a first
	e control signal;

- b) receiving a first and a second input signals in response to the hysteresis delay;
 - c) comparing the first and second input signals;
- d) providing a digital output signal in response to result of comparison between the first and second input signals; and
- e) providing a hysteresis offset in response to a second programmable control signal, wherein the receiving a first and a second input signals further includes receiving the first input signal and the second input signal in response to the hysteresis offset, wherein the hysteresis delay and the hysteresis offset are independent of a result of step (c).
- 71. (Original) The method of claim 70 further includes receiving the first and second programmable control signals from a user.
 - 72. (Cancelled).

- 73. (Currently Amended) A method for comparing input signals comprising:
- a) providing a hysteresis delay in response to a first programmable control signal;
- b) receiving a first and a second input signals in response to the hysteresis delay;
 - c) comparing the first and second input signals; and
- d) providing a digital output signal in response to result of comparison between the first and second input signals, wherein the receiving a first and a second input signals further includes receiving signals; wherein the selectively and
- (e) providing a hysteresis offset includes selectively setting the hysteresis offset in response to thea second programmable control signal, wherein the hysteresis delay and the hysteresis offset are independent of a result of step (c).
- 74. (Currently Amended) The method of claim 70, wherein the selectively providing a hysteresis offset further includes selectively setting minimal voltage for input signals in response to the <u>first-second</u> programmable control signal.

- 75. (Original) The method of claim 74, wherein the selectively setting minimal voltage for input signals further includes providing a plurality of selectable current sources.
- 76. (Previously Presented) The method of claim 70, wherein the selectively providing a hysteresis delay includes selectively setting capacitance in response to the first programmable control signal.
- 77. (Original) The method of claim 76, wherein the selectively setting capacitance includes selecting one capacitor or a combination of a plurality of selectable capacitors.
- 78. (Currently Amended) The method of claim 70 further comprising the A method for comparing input signals comprising: a) providing a hysteresis delay in response to a first programmable control signal; receiving a first and a second input signals in response to the hysteresis delay; c) comparing the first and second input signals; providing a digital output signal in response to result of d) comparison between the first and second input signals; e) providing a hysteresis offset in response to a second programmable control signal, wherein the receiving a first and a second input

signals further includes receiving the first input signal and the second input signal
in response to the hysteresis offset; and
output signal.
79. (Original) The method of claim 78, wherein the selectively providing
control of magnitude of the digital output signal further includes selecting one
current source or a combination of a plurality of selectable current sources.
OO (Oomenthy Amended). The meethed of elected 70 footbooks are a fet as A
80. (Currently Amended) The method of claim 70 further comprising A
method for comparing input signals comprising:
a) providing a hysteresis delay in response to a first
programmable control signal;
b) receiving a first and a second input signals in response to
the hysteresis delay;
c) comparing the first and second input signals;
d) providing a digital output signal in response to result of
comparison between the first and second input signals;
e) providing a hysteresis offset in response to a second
programmable control signal, wherein the receiving a first and a second input
signals further includes receiving the first input signal and the second input signal
in response to the hysteresis offset; and

- ______f) programming an output current source for facilitating the digital output signal.
 - 81. (Cancelled).
 - 82. (Currently Amended) A device comprising:
- a first programmable circuit operable to selectively providing an output loading on an output circuit in response to a first programmable control signal;

a comparator circuit in communication with the first programmable circuit to compare a first input signal and a second input signal and provide a digital output signal in response to result of comparison and the output loading on the output circuit: and

a second programmable circuit operable to selectively provide a hysteresis offset in response to a second programmable control signal, wherein the comparator circuit receives the first and the second input signals with applying the hysteresis offset, wherein the hysteresis offset is independent of the digital output signal.

a first programmable circuit operable to selectively providing an output loading on an output circuit in response to a first programmable control signal;

a comparator circuit in communication with the first programmable circuit to compare a first input signal and a second input signal and provide a digital output signal in response to result of comparison and the output loading on the output circuit: and

a second programmable circuit in communication with the comparator circuit and operable to selectively provide a hysteresis delay in response to a third-second programmable control signal, wherein the comparator circuit receives the first signal and the second signal with applying the hysteresis delay, and wherein the hysteresis delay is independent of the digital output signal.

- 84. (Previously Presented) The device of claim 82, wherein the device is programmable by a user.
- 85. (Previously Presented) The device of claim 82, wherein the first and second input signals are mixed signals.

- 86. (Currently Amended) The device of claim 82, wherein the second programmable circuit includes a programmable impedance element for selectively setting the hysteresis offset in response to the <u>first second</u> programmable control signal.
- 87. (Currently Amended) The device of claim 82, wherein the second programmable circuit includes a programmable current source for selectively setting minimal voltage for input signals in response to the first-second programmable control signal.
- 88. (Original) The device of claim 87, wherein the programmable current source includes a plurality of selectable current sources.
- 89. (Original) The device of claim 83, wherein the third programmable circuit includes programmable capacitance element, wherein the programmable capacitance element selectively sets hysteresis delay for input signals.
- 90. (Original) The device of claim 89, wherein the programmable capacitance element includes a plurality of selectable capacitors and switchers, wherein the switchers is operable to receive second programmable control signals.

- 91. (Previously Presented) The device of claim 82, wherein the first programmable circuit selectively controls magnitude of the digital output signal.
- 92. (Original) The device of claim 91, wherein the first programmable circuit further includes a plurality of selectable current sources.
 - 93. (Cancelled).
 - 94. (Currently Amended) A device comprising:

means for selectively providing an output loading on an output circuit in response to a first programmable control signal;

means for comparing a first input signal and a second input signal and providing a digital output signal in response to result of comparison and the output loading on the output circuit; and

means for selectively providing a hysteresis offset in response to a second programmable control signal, wherein means for comparing further includes means for receiving the first and the second input signals with applying the hysteresis offset, wherein the hysteresis offset is independent of the digital output signal.

means for selectively providing an output loading on an output circuit in response to a first programmable control signal;

means for comparing a first input signal and a second input signal and providing a digital output signal in response to result of comparison and the output loading on the output circuit; and

means for selectively providing a hysteresis delay in response to a second programmable control signal, wherein means for comparing further includes means for receiving the first signal and the second signal with applying the hysteresis delay, wherein the hysteresis delay is independent of the digital output signal.

- 96. (Previously Presented) The device of claim 94 further includes means for receiving the first and second programmable control signals from a user.
- 97. (Previously Presented) The device of claim 94, wherein means for receiving the first and second input signals further includes means for receiving mixed signals.
- 98. (Currently Amended) The device of claim 94, wherein means for selectively providing a hysteresis offset further includes means for selectively

providing an impedance for setting the hysteresis offset in response to the first second programmable control signal.

- 99. (Original) The device of claim 94, wherein means for selectively providing a hysteresis offset includes means for providing a programmable current source for selectively setting minimal voltage for input signals.
- 100. (Original) The device of claim 99, wherein means for providing a programmable current source includes means for providing a plurality of selectable current sources.
- 101. (Currently Amended) The device of claim 95, wherein means for selectively providing a hysteresis delay further includes means for selectively setting capacitance in response to the athird programmable control signal.
- 102. (Original) The device of claim 101, wherein means for selectively setting capacitance further includes means for activating one capacitor or a combination of a plurality of selectable capacitors.
- 103. (Previously Presented) The device of claim 94, wherein means for selectively providing an output loading further includes means for selectively controlling magnitude of the digital output signal.

104. (Original) The device of claim 103, wherein means for selectively controlling magnitude of the digital output signal includes means for selecting one or a combination of a plurality of selectable current sources.

105. (Cancelled).

106. (Currently Amended) A method for performing a compare function comprising:

selectively providing an output loading on an output circuit in response to a first programmable control signal;

comparing a first input signal and a second input signal and providing a digital output signal in response to result of comparison and the output loading on the output circuit; and

selectively providing a hysteresis offset in response to a second programmable control signal, wherein the comparing further includes receiving the first and the second input signals with applying the hysteresis offset, wherein the hysteresis offset is independent of the digital output signal.

107. (Currently Amended) A method for performing a compare function comprising:

selectively providing an output loading on an output circuit in response to a first programmable control signal;

comparing a first input signal and a second input signal and providing a digital output signal in response to result of comparison and the output loading on the output circuit; and

selectively providing a hysteresis delay in response to a second programmable control signal, wherein the comparing further includes receiving the first signal and the second signal with applying the hysteresis delay, wherein the hysteresis delay is independent of the digital output signal.

- 108. (Previously Presented) The method of claim 106 further includes receiving the first and second programmable control signals from a user.
- 109. (Previously Presented) The method of claim 106, wherein the receiving the first and second input signals further includes receiving mixed signals.
- 110. (Currently Amended) The method of claim 106, wherein the selectively providing a hysteresis offset further includes selectively providing an impedance for setting the hysteresis offset in response to the <u>first_second</u> programmable control signal.
- 111. (Original) The method of claim 106, wherein the selectively providing a hysteresis offset includes providing a programmable current source for selectively setting minimal voltage for input signals.

- 112. (Original) The method of claim 111, wherein the providing a programmable current source further includes providing a plurality of selectable current sources.
- 113. (Currently Amended) The method of claim 107, wherein the selectively providing a hysteresis delay further includes selectively setting capacitance in response to the a third programmable control signal.
- 114. (Original) The method of claim 113, wherein the selectively setting capacitance further includes activating one capacitor or a combination of a plurality of selectable capacitors.
- 115. (Previously Presented) The method of claim 106, wherein the selectively providing an output loading further includes selectively controlling magnitude of the digital output signal.
- 116. (Original) The method of claim 115, wherein the selectively controlling magnitude of the digital output signal includes selecting one or a combination of a plurality of selectable current sources.
 - 117. (Currently Amended) A device comprising:
 - a hysteresis offset circuit that generates a hysteresis offset;
 - a hysteresis delay circuit that generates a hysteresis delay; and

a comparator circuit that receives first and second input signals and communicates with said hysteresis offset circuit and said hysteresis delay circuit, that generates a first output signal when said first input signal exceeds said second input signal plus said hysteresis offset for a period greater than said hysteresis delay, and that generates a second output signal when at least one of said first input signal does not exceed said second input signal plus said hysteresis offset and/or when said first input signal does not exceed said second input signal plus said hysteresis offset for said period, wherein the hysteresis delay and the hysteresis offset are independent of the first and second signals.

118.	(Currently Amended)	The device of Claim 117 A device comprising:
	a hysteresis offset circuit	that generates a hysteresis offset;
	a hysteresis delay circuit	that generates a hysteresis delay; and
	a comparator circuit that	at receives first and second input signals and
communicat	es with said hysteresis off	set circuit and said hysteresis delay circuit, that
generates a	first output signal when s	said first input signal exceeds said second input
signal plus s	said hysteresis offset for a	a period greater than said hysteresis delay, and
that generat	es a second output signal	when at least one of said first input signal does
not exceed	said second input signal r	olus said hysteresis offset and/or when said first
input signal (does not exceed said seco	nd input signal plus said hysteresis offset for said
period,		

wherein said comparator circuit includes an output circuit and further comprising an output loading circuit that communicates with said output circuit and that adjusts output loading of said output circuit.

Please cancel Claim 119.

120. (Currently Amended)

The device of Claim 119 further comprising A device comprising:

a hysteresis offset circuit that generates a hysteresis offset;

an output loading circuit that generates an output loading adjustment;

a comparator circuit that receives first and second input signals, communicates with said hysteresis offset circuit and includes an output circuit that communicates with said output loading circuit; and

a hysteresis delay circuit that generates a hysteresis delay, wherein said comparator circuit generates one of said-first or second output signals based on said first input signal, said second input signal, said hysteresis offset, said output loading adjustment and said hysteresis delay.

121. (Currently Amended) A device comprising:

a hysteresis delay circuit that generates a hysteresis delay;

an output loading circuit that generates an output loading adjustment; and
a comparator circuit that receives first and second input signals,
communicates with said hysteresis delay circuit and includes an output circuit that

communicates with said output loading circuit, that generates one of a first output signal or a second output signal based on said first input signal, said second input signal, said hysteresis delay and said output loading adjustment, wherein the hysteresis delay is independent of the digital output signal.

122.	(Currently Amended)	I ne device	or Claim 1	21 turino	r comp	irising <u>A</u>
device comp	orising:					
	a hysteresis delay circuit	that generates	s a hystere:	sis delay;		
	an output loading circuit t	that generates	an output l	oading ac	djustme	ent;
	a comparator circuit t	hat receives	first and	second	input	signals,
communicat	es with said hysteresis o	delay circuit a	ınd include	s an out	put cire	cuit that
communicat	es with said output loading	circuit; and				
	_a hysteresis offset circuit	t that generate	es a hyster	esis offse	t, wher	ein said
comparator	circuit generates one of s	aid-first or se	cond outpu	ıt signals	based	on said
first input si	gnal, said second input s	ignal, said hy	steresis de	lay, said	output	loading
adjustment a	and said hysteresis offset.					

- 123. (Currently Amended) A device comprising:
 - a hysteresis offset circuit that generates a hysteresis offset;
 - a hysteresis delay circuit that generates a hysteresis delay; and
- a comparator circuit that receives first and second input signals and communicates with said hysteresis offset circuit and said hysteresis delay circuit, that generates one of a first output signal or a second output signal based on said first input

signal, said second input signal, said hysteresis offset and said hysteresis delay, wherein the hysteresis delay and the hysteresis offset are independent of the first and second output signals.

124. (Currently Amended)

The device of Claim 123-A device comprising:

a hysteresis offset circuit that generates a hysteresis offset;

a hysteresis delay circuit that generates a hysteresis delay;

a comparator circuit that receives first and second input signals and communicates with said hysteresis offset circuit and said hysteresis delay circuit,

wherein said comparator circuit includes an output circuit; and

and further comprising an output loading circuit that generates an output loading adjustment, wherein said comparator circuit generates one of said first or second output signals based on said first input signal, said second input signal, said hysteresis offset, said hysteresis delay and said output loading adjustment.

125. (Currently Amended) A device comprising:

hysteresis offset means for generating a hysteresis offset;

hysteresis delay means for generating a hysteresis delay; and

comparator means that receives first and second input signals and

communicates with said hysteresis offset means and said hysteresis delay means, for

signal plus said hysteresis offset for a period greater than said hysteresis delay, and for

generating a first output signal when said first input signal exceeds said second input

generating a second output signal when at least one of said first input signal does not

exceed said second input signal plus said hysteresis offset and/or when said first input signal does not exceed said second input signal plus said hysteresis offset for said period, wherein the hysteresis delay and the hysteresis offset are independent of the first and second output signals.

126.	(Currently Amended) The device of Claim 125 A device comprising:
	hysteresis offset means for generating a hysteresis offset;
	hysteresis delay means for generating a hysteresis delay; and
	comparator means that receives first and second input signals and
communicate	es with said hysteresis offset means and said hysteresis delay means, for
generating a	first output signal when said first input signal exceeds said second input
signal plus s	aid hysteresis offset for a period greater than said hysteresis delay, and for
generating a	second output signal when at least one of said first input signal does not
exceed said	second input signal plus said hysteresis offset and/or when said first input
signal does	not exceed said second input signal plus said hysteresis offset for said
period,	
	_wherein said comparator means includes output means for outputting one
of said first o	or second output signals based on an output loading adjustment and further
comprising o	utput loading means that generates said output loading adjustment.

Please cancel Claim 127.

device comprising:

hysteresis offset means for generating a hysteresis offset;

output loading means for generating an output loading adjustment;

comparator means for receiving first and second input signals,

communicating with said hysteresis offset means and including output means for communicating with said output loading means; and

hysteresis delay means for generating a hysteresis delay, wherein said comparator means generates one of said first or second output signals based on said first input signal, said second input signal, said hysteresis offset, said output loading adjustment and said hysteresis delay.

hysteresis delay means for generating a hysteresis delay;
output loading means for generating an output loading adjustment; and
comparator means, that receives first and second input signals,
communicates with said hysteresis delay means and includes output means that
communicates with said output loading means, for generating one of a first output signal
or a second output signal based on said first input signal, said second input signal, said
hysteresis delay and said output loading adjustment, wherein the hysteresis delay is
independent of the first and second output signals.

131. (Currently Amended) A device comprising:hysteresis offset means for generating a hysteresis offset;

hysteresis delay means for generating a hysteresis delay; and

comparator means, that receives first and second input signals and communicates with said hysteresis offset means and said hysteresis delay means, for generating one of a first output signal or a second output signal based on said first input signal, said second input signal, said hysteresis offset and said hysteresis delay, wherein the hysteresis delay and the hysteresis offset are independent of the first and second output signals.

132. (Currently Amended)

The device of Claim 131-A device comprising:

hysteresis offset means for generating a hysteresis offset;

hysteresis delay means for generating a hysteresis delay;

comparator means that receiving first and second input signals and communicating with said hysteresis offset means and said hysteresis delay means,

wherein said comparator means includes output means for outputting said first output signal or said second output signal based on an output loading adjustment; and

further comprising output loading means for generating said output loading adjustment, wherein said comparator means generates one of said first or second output signals based on said first input signal, said second input signal, said hysteresis offset, said hysteresis delay and said output loading adjustment.

133. (Currently Amended) A method comprising:
generating a hysteresis offset;
generating a hysteresis delay;

generating a first output signal when said first input signal exceeds said second input signal plus said hysteresis offset for a period greater than or equal to said hysteresis delay; and

generating a second output signal when at least one of said first input signal does not exceed said second input signal plus said hysteresis offset and/or when said first input signal does not exceed said second input signal plus said hysteresis offset for said period, wherein the hysteresis delay and the hysteresis offset are independent of the first and second output signals.

134.	(Currently Amended) The method of Claim 133 further comprising A
method com	prising:
	generating a hysteresis offset;
4	generating a hysteresis delay;
	generating a first output signal when said first input signal exceeds said
second input	t signal plus said hysteresis offset for a period greater than or equal to said
hysteresis de	elay:
	generating a second output signal when at least one of said first input
signal does r	not exceed said second input signal plus said hysteresis offset and/or when
said first inp	out signal does not exceed said second input signal plus said hysteresis
offset for said	d period; and
	_adjusting output loading.
Please	e cancel Claim 135.
136.	(Currently Amended) The method of Claim 135 further comprising: A
method comp	prising:
	setting a hysteresis offset;
	setting an output loading adjustment;
	generating one of a first output signal or a second output signal based on
a first input s	signal, a second input signal, said hysteresis offset and said output loading
adjustment;	

setting a hysteresis delay; and

generating one of said first or second output signals based on a first input signal, a second input signal, said hysteresis offset, said output loading adjustment and said hysteresis delay.

137. (Currently Amended) A method comprising:setting a hysteresis delay;

setting an output loading adjustment; and

setting a hysteresis offset; and

generating one of a first output signal or a second output signal based on a first input signal, a second input signal, said hysteresis delay and said output loading adjustment, wherein the hysteresis delay is independent of the first and second output signals.

138.	(Currently Amended)	The method of Claim 137 further comprising: A			
method com	prising:				
setting a hysteresis delay;					
setting an output loading adjustment;					
	generating one of a first o	utput signal or a second output signal based on			
a first input	signal, a second input sign	nal, the hysteresis delay and the output loading			
adjustment;					

generating one of said first or second output signals based on said first input signal, said second input signal, said hysteresis delay, said output loading adjustment and said hysteresis offset.

139. (Currently Amended) A method comprising: setting a hysteresis offset;

setting a hysteresis delay; and

generating one of a first output signal or a second output signal based on a first input signal, a second input signal, said hysteresis offset and said hysteresis delay, wherein the hysteresis delay and the hysteresis offset are independent of the first and second output signals.

140.	(Currently Amended)	The method of Clair	m 139 further c e	mprising: A
method cor	mprising:			
	setting a hysteresis offset	:		
	setting a hysteresis delay;	Ĺ		
	generating one of a first o	output signal or a sec	ond output signa	al based on
a first inpu	t signal, a second input sig	gnal, said hysteresis	offset and said	hysteresis
delay;				

setting an output loading adjustment; and

generating one of said first or second output signals based on said first input signal, said second input signal, said hysteresis offset, said hysteresis delay and said output loading adjustment.